spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)
Microwind 3, France

Microwind, France, develops and markets electronic design software for designers of mixed-signal and analog IC, ASIC.
http://www.ni2designs.com/images/uwins.img.jpg MICROWIND3 is user friendly layout and simulation tool for sub-micron CMOS design. The MICROWIND3 allows the designer to simulate and design an integrated circuit at physical description level. The package contains a library of common logic and analog ICs to design and simulate. MICROWIND3 includes all the commands for a mask editor as well as verification tools never gathered before in a single module.

MICROWIND3 is truly a complete and cost-effective design solution for your CMOS design.
nanoLambda
VirtuosoFab
MEMsim
PROthumb
PROtutor
 

DSCH
Schematic editor and simulator
bullet_1.jpg User-friendly environment for rapid design of logic circuits. micro_img1.jpg
bullet_1.jpg Handles both conventional pattern-based logic simulation and intuitive on-screen mouse-driven simulation.
bullet_1.jpg Supports hierarchical logic design.
bullet_1.jpg Built-in extractor which generates a SPICE netlist from the schematic diagram (Compatible with PSPICEâ„¢ and WinSpiceâ„¢).
bullet_1.jpg Current and power consumption analysis.
bullet_1.jpg Generates a VERILOG description of the schematic for layout editor.
bullet_1.jpg Immediate access to symbol properties (Delay, fanout).
bullet_1.jpg Models and assembly support for 8051 and PIC 18f84.
bullet_1.jpg Sub-micron, deep-submicron, nanoscale technology support.
bullet_1.jpg Supported by huge symbol library.
   
NanoLambda Precision CMOS Layout tool upto 35 nanometers.
bullet_1.jpg Sub-micron, deep-submicron, nanoscale technology support. http://www.ni2designs.com/images/micro_img2.jpg
bullet_1.jpg Unsurpassed illustration capabilities.
bullet_1.jpg Design-error-free cell library (Contacts, vias, MOS devices, etc..)
bullet_1.jpg Advanced macro generator: capa, self, matrix, ROM, pads, path, etc..)
bullet_1.jpg Incredible translator from logic expression into compact design-error free layout.
bullet_1.jpg Powerful automatic compiler from VERILOG circuit into layout.
bullet_1.jpg On-line design rule checker: width, spacing, overlap, extension rule verification.
bullet_1.jpg Built-in extractor which generates a SPICE netlist from layout.
bullet_1.jpg Extraction of all MOS width and length.
bullet_1.jpg Parasitic capacitance, crosstalk and resistance extracted for all electrical nodes.
bullet_1.jpg Import/Export CIF layout from 3rd party layout tools.
bullet_1.jpg Up to 100,000 elementary boxes.
bullet_1.jpg Lock & unlock layers to protect some part of the design from any changes.
bullet_1.jpg Enhanced editing commands and layout control.
bullet_1.jpg Support upto 8 metal layers for DSM technologies. NEW
bullet_1.jpg Global delay evaluation of circuit. NEW
bullet_1.jpg Global cross talk analyzer.NEW
bullet_1.jpg Inversion of diffusions boxes. NEW
bullet_1.jpg Easy label listing.NEW
bullet_1.jpg Enhanced mathematical signal description. NEW
bullet_1.jpg Zoom in navigator. NEW
bullet_1.jpg Support till 22 nanometer technology. NEW
bullet_1.jpg Enhanced memory utilization for faster simulation. NEW
bullet_1.jpg Silicon atom viewer. NEW
 
PROthumb Mixed signal simulation and analysis
bullet_1.jpg Built-in SPICE-like analog simulator features fast time-domain, voltage and current estimation, with very intuitive post processing: frequency estimation, delay estimation. (No external SPICE/ analog simulator.)
bullet_1.jpg Supports LEVEL1, LEVEL3 and BSIM4 models for all technologies from 1.2µm downto 35nm
bullet_1.jpg MOS characteristic viewer, with access to main model parameter.
bullet_1.jpg Real-case measurement data-base in 0.7,0.35, 0.25 and 0.18µm for comparison with models. http://www.ni2designs.com/images/micro_img3.jpg
bullet_1.jpg The ability to label nodes allows intuitive control of the simulation (Supply, clock, pulse, PWL, sinus, maths)
bullet_1.jpg Time-domain voltage and current waveforms available at the press of one single icon
bullet_1.jpg DC/AC characteristics, signal frequency vs. time, eye diagrams
bullet_1.jpg Min/Typ/Max analog simulation
bullet_1.jpg Convenient Monte-carlo simulation
bullet_1.jpg Powerful fast-Fourier Transform to support radio-frequency circuit simulation
bullet_1.jpg On screen Power estimation
bullet_1.jpg Sophisticated parametric simulation to investigate the effect of several key parameters on the circuit performances: R,L,C, temperature, supply voltage, etc.
bullet_1.jpg Huge device simulation model library
bullet_1.jpg Inbuild interconnect analyzer to compute field between ground planes and conductor
bullet_1.jpg Enhanced memory utilization for faster simulation. NEW
bullet_1.jpg Onscreen storage of waveforms for result hold-on. NEW
bullet_1.jpg Now with forward & backward buttons to move in simulation results. NEW
 
VirtuosoFab Touch the deep-sub micron technology
bullet_1.jpg 3D fabrication process simulator with cross sectional viewer  
bullet_1.jpg Step-by-step 3-D visualization of fabrication for any portion of layout micro_img4.jpg
bullet_1.jpg See how the contacts and metallizations are created
bullet_1.jpg See the self-aligned diffusion after the polysilicon gate is fabricated
bullet_1.jpg Check planes of VDD, VSS, and others signals
bullet_1.jpg Check the oxide structure, the low dielectric (Low K) and high K (SiO2) sandwich, and passivation
bullet_1.jpg User can check the gate oxide and the MOS lateral drain diffusion structure
bullet_1.jpg Now 3D layout with GEL technology, where you can rotate, move in-out through the layouts. NEW

PROtutor Specially enabled university edition with enhanced training features
bullet_1.jpg A valuable tutor to understand the MOS characteristics, with a user interface that beginners will like micro_img5.jpg
bullet_1.jpg Change the model parameters and see their effects on Id/Vd, Id/Vg Id(log)/Vg, threshold vs. Length
bullet_1.jpg You can also fit the simulations with measurements we made in test-chips fabricated in 0.35, 0.25 and 0.18 mm
bullet_1.jpg Full length tutorial on MOS models is provided in manual, with details on all parameters
bullet_1.jpg Microwind3 supports models 1,3 and BSIM4
bullet_1.jpg 200-pages documentation including several aspects of logic design
bullet_1.jpg More than 150 basic circuits ready to simulate

MEMsim Non volatile floating gate memory simulator
bullet_1.jpg Simulation of non-volatile memories such as EPROM, EEPROM and FLASH using double-gate MOS.
bullet_1.jpg Erasure of floating gates and removal all electrons.
bullet_1.jpg Programming can be performed by a very high voltage supply on the gate.
bullet_1.jpg The following technology library rules files are available along with detailed parameters for the Design Rule Checks (DRC Errors).

Technology library available Minimum feature size
Cmos12.rul 1.2um
Cmos08.rul 0.7um
Cmos06.rul 0.5um
Cmos035.rul 0.4um
Cmos025.rul 0.25um
Cmos018.rul 0.2um
Cmos012.rul 0.12um
Cmos90n.rul 0.1um
Cmos70n.rul 0.07um
Cmos50n.rul 0.05um
 
Note: TekBrains is Authorised dealer for Mentor DSP for Bihar, Jharkhand and WestBengal  state of India for  Sales and Promotion of Microwind.


spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)

   News
spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)
bottom-line.png (147 bytes)
spacer.jpg (3,671 bytes)
spacer.jpg (3,671 bytes)
bottom-lower.png (422 bytes)